Àü·Â°øÇÐ_ÁÖ¼º°ü ±³¼ö

Àü·ÂÀüÀÚ°øÇÐ_À¯ÁöÀ± ±³¼ö

Åë½ÅÀÌ·Ð_ÇãÁØ ±³¼ö

³ª³ë°øÇÐ_±è»ó½Ä ±³¼ö

Á¾ÇÕ¼³°è

 

°£´ÜÇÑ È¸¿ø°¡ÀÔ ÈÄ ¿­¶÷°¡´ÉÇÕ´Ï´Ù.

Á¶±ÝÀÌ¶óµµ µµ¿òÀ» ¹ÞÀ¸¼Ì´Ù¸é,

¿©·¯ºÐÀÌ °®°í °è½Ã´ø ÀÚ·á(±âÃâ, °úÁ¦ µî)¸¦

Àú¿¡°Ô º¸³»ÁÖ¼¼¿ä.(webmaster@se-yong.com)

º¸³»ÁֽŠºÐÀÇ ¼ºÇÔ°ú ÇÔ²² ¾÷·ÎµåÇϵµ·Ï ÇϰڽÀ´Ï´Ù.

 

ÄÄÇ»ÅÍ ½Ã½ºÅÛ & ½ÇÇè_±è¼±¿í ±³¼ö

Àü±â ¿¡³ÊÁö°øÇÐ_ÀÌ»óºó ±³¼ö

 

ÀüÀÚȸ·Î ÀÌ·Ð ¹× ½ÇÇèI_±è±ÔÅ ±³¼ö

¹ÝµµÃ¼ °øÇÐ_Ȳ¼º¿ì ±³¼ö

ÄÄÇ»ÅÍ ±¸Á¶_±èµ¿½Â ±³¼ö

½ÅÈ£ ¹× ½Ã½ºÅÛ_±èâ¼ö ±³¼ö

 

µ¥ÀÌÅÍ ±¸Á¶ ¹× ¾Ë°í¸®Áò (Data structure and Algorithm) _±è¼±¿í ±³¼ö

ȸ·Î ÀÌ·Ð ¹× ½ÇÇè (Circuit Theory & Experiments)_ÀÌÀ缺 ±³¼ö

¹°¼º ÀüÀÚ_ÀÌöÁø ±³¼ö

 

Digital System Design_±è¼±¿í ±³¼ö

Basic Verilog_±è¼±¿í ±³¼ö

°´Ã¼ÁöÇâ ÇÁ·Î±×·¡¹Ö_¹é¸Í¼ø ±³¼ö